N

A

• Please type a plus sign (+) inside this box  $\rightarrow$  +

Approved for use through 10/31/2002. OMB 0651-0032 Patent and Trademark Office, U S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

	Attorney Docket No		AMKOR-017A	16 PT	
UTILITY DATENT APPLICATION	First Inventor		Jong Sik Paek	439	
PATENT APPLICATION TRANSMITTAL	Title	SEMICONDUCT	OR PACKAGE WITH STACKED DIES		
(Only for new nonprovisional applications under 37 CFR 1 52(b))	Express Mail Label No		EV 015373454 US	ا 1	

1.		ATION ELEMENTS erning utility patent application contents	ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231					
Under 37 CFR 1 76:  Continuation Prior application information For CONTINUATION OR DIVISIONAL APPS only The entire disclosure of the prior application, from which an oath or declaration is supplied under 8ox 5b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.  18. CORRESPONDENCE ADDRESS  X Customer Number or Bar Code Label 007663 or Customer address below  Name  Address  City State  Registration No (Attorney/Agent)  34,823  A 1823	2. Applicant claims small en  3. Specification  (preferred arrangement se -Descriptive title o -Cross Reference -Statement Regar -Reference to seq a computer progr -Background of the I -Brief Summary of th -Brief Description of -Detailed Description -Claim(s) -Abstract of the Disc  4. Drawing(s) (35 U S C 11:  5. Oath or Declaration  a Newly executed (c) Copy from a prior (for continuation/d) Signed stanamed in ti 1 63(d)(2) ii	[Total Pages16]  It forth below)  If the invention  to Related Applications ding Fed sponsored R & uence listing, a table, or am listing appendix nvention the Drawings (if filed)37 CFR 3 73(b)  It courseCopies of IDS Citations  If Total Sheets4]  [Total Pages2]  Inginal or copy)  application (37 CFR 1 63(d)) invisional with Box 17 completed)  If OF INVENTOR(S) Itement attached deleting inventor(s) the prior application, see 37 CFR and 1 33(b)	Computer Program (Appendix)  Nucleotide and/or Amino Acid Sequence Submission See 37 CFR 1 27 (if applicable, all necessary)  a Computer Readable Form (CRF)  b Specification Sequence Listing on:  I CD-ROM or CD-R (2 copies), or  ii paper  c Statements verifying identity of above copies a computer program listing appendix  ACCOMPANYING APPLICATION PARTS  9 Assignment Papers (cover sheet & document(s))  37 CFR 3 73(b) Statement Power of Attorney  English Translation Document (if applicable)  Information Disclosure Statement (IDS)/PTO-1449 Copies of IDS Citations  7 Preliminary Amendment  Return Receipt Postcard (MPEP 503) (Should be specifically  Certified Copy of Priority Document(s)  (if foreign priority is claimed)					
Name Address City State Zıp Code Country  Name (Print/Type) Mark B Garred Registration No (Attorney/Agent) 34,823	under 37 CFR 1 76:  Continuation  Prior application information  For CONTINUATION OR DIVISIOn a part of the disclosure of the acc	under 37 CFR 1 76:  Continuation  Prior application information  Examiner  Continuation-in-part of prior application No  Group/Art Unit  Group/Art Unit  For CONTINUATION OR DIVISIONAL APPS only The entire disclosure of the prior application, from which an oath or declaration is supplied under 80x 5b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference  The incorporation can only be relied upon						
Name Address City State Zıp Code Country  Name (Print/Type) Mark B Gared Registration No (Attorney/Agent) 34,823	x Customer Number							
Address  City State Zip Code  Country  Name (Print/Type) Mark B Garred Registration No (Attorney/Agent) 34,823								
City State Zip Code  Country  Name (Print/Type) Mark B Garred Registration No (Attorney/Agent) 34,823	Address							
Name (Print/Type)  Mark B Garred  Registration No (Attorney/Agent)  34,823	City	·	State Zip Code					
100000	Country							
100000	Name (Print/Type)	Mark B Garred	Registration No (Attorney/Agent) 34,823					
Signature 12 7 X X	Signature	W/3 X Q	Date 11102					

FEE TRANSMITTAL

for FY 2002

Patent fees are subject to annual revision.

TOTAL AMOUNT OF PAYMENT

(\$)740 00

1	u to a conection of intermation of	Those is another a value of the
		Complete if Known
	Application Number	Unknown
	Filing Date	Herewith
	First Named Inventor	Jong Sik Paek
	Examiner Name	Unknown
	Group Art Unit	Unknown
	Attorney Docket No	AMKOR-017A

Name   Credit card   Money Order   Other   117   920   217   460   Extension for reply within third month   128   1,960   228   980   Extension for reply within fourth month   128   1,960   228   980   Extension for reply within fourth month   128   1,960   228   980   Extension for reply within fourth month   128   1,960   228   980   Extension for reply within fourth month   128   1,960   228   980   Extension for reply within fourth month   128   1,960   228   980   Extension for reply within fourth month   128   1,960   228   980   Extension for reply within fourth month   128   1,960   228   980   Extension for reply within fourth month   128   1,960   228   980   Extension for reply within fourth month   128   1,960   228   980   Extension for reply within fourth month   128   1,960   228   980   Extension for reply within fiver month   128   1,960   228   980   Extension for reply within fiver month   128   1,960   228   980   Extension for reply within fiver month   128   1,960   228   980   Extension for reply within fiver month   128   1,960   228   980   Extension for reply within fiver month   128   1,960   228   980   Extension for reply within fiver month   128   1,960   228   980   Extension for reply within fiver month   128   1,960   228   980   Extension for reply within fiver month   128   1,960   246	METHOD OF PAYMENT	FEE CALCULATION (continued)
Deposit	Indicated fees and credit any overpayments to.  Deposit	Large Entity Small Entity Fee Fee Fee Fee Description
Deposit   Account   Name		
X Charge Any Additional Fee Required Under 37 CFR 1 16 and 1 17  □ Applicant claims small entity status See 37 CFR 1 27  2. ■ Payment Enclosed:  X Check □ Credit card □ Money Order □ Other    Total Claims □ -20** = □   X   X   X   X   X   X   X   X   X	Deposit Account	127 50 227 25 Surcharge -late provisional filing fee or cover sheet
A Charge Arty Admicisar Fee Revenue or North Country   Spring fee   Part   State   Payment Enclosed:		
2.	Applicant claims small entity status See 37 CFR 1 27	112 920* 112 920* Requesting publication of SIR prior to Examiner action
State		113 1,840* 113 1,840* Requesting publication of SIR after Examiner action
State   Credit card   Money Order   Other   18 1,440 218 720   Extension for reply within florth month   18 1,940 218 1720   Extension for reply within florth month   19 310 219 155   Notice of Appeal   19 310 219 155   Notice of Appeal   19 310 219 155   Notice of Appeal   19 310 219 155   State part of an appeal   12 12 70 221 135   Request for oral hearing   13 1,510   13 1,510   Petition to institute a public use   proceeding   Petition to institute a public use   proceeding   Petition to revive-uninenticinal   11 1,240 241 620   Petition to revive-uninenticinal   12 1,240 242 620   Petition to revive-uninenticinal   12 1,240 24	2. Payment Enclosed:	116 400 216 200 Extension for reply within second month
128   960   228   980   228   980   Extension for reply within fifty month   19   310   219   155   100	V. Charles     Cradit card       Money Order       Other	118 1 440 218 720 Extension for reply within fourth month
1. BASIC FILING FEE   Large Entity   Small Entity   Fee	A Greek   Great card   I Moriey Greek   Gotter	128 1,960 228 980 Extension for reply within fifty month
1. BASIC FILING FEE   Large Entity   Small Entity   Fee	FEE CALCULATION	119 310 219 155 Notice of Appeal 120 310 220 155 Filing a brief in support of an appeal
101 740 201 370		121 270 221 135 Request for oral nearing
101 740 201 370	Fee Fee Fee Fee Description	140 110 240 55 Petition to revive-unavoidable  141 1 240 241 620 Petition to revive-unintentional
107   510   207   255   Plant Filing fee   122   130   122   130   Petitions to the Commissioner   114   160   214   805   Provisional Filing fee   123   50   123   50   Petitions related to provisional applications   126   180   126   180   Submission of Information Disclosure   146   710   246   355   Filing a submission after final rejection   (37 CFR § 1 129(a))   149   710   249   355   Filing a submission after final rejection   (37 CFR § 1 129(a))   149   710   249   355   Filing a submission after final rejection   (37 CFR § 1 129(a))   149   710   249   355   For each additional invention to be examined   179   710   279   355   Request for Continued Examination   (RCE)   169   900   169   900   Request for expedited examination   05   a design application   169   900   169   900   Request for expedited examination   169   900   169	101 740 201 370 Utility Filing fee <u>\$740 00</u>	142 1,240 242 620 Utility issue fee (or reissue)  143 440 243 220 Design issue fee
108 740 208 370   Reissue Filing fee   123 50 123 50   Petitions related to provisional applications   SUBTOTAL (1)   \$740 00     126 180   126 180   Submission of Information Disclosure   Statement   Stateme		144 000 211 011
SUBTOTAL (1) \$740 00  126 180 126 180 Submission of Information Disclosure Statement Statement  146 710 246 355 Filing a submission after final rejection (37 CFR § 1129(a))  2. EXTRA CLAIM FEES    Fee from   Extra Claims   below   Fee Paid   179 710 279 355 For each additional invention to be examined   179 710 279 355 For each additional invention to be examined   179 710 279 355 For each additional invention to be examined   189 900 169 900 Request for Continued Examination (RCE)   169 900 169 900 Request for expedited examination of a design application   169 900 169 900 Request for expedited examination of a design application   169 900 169 900 Request for expedited examination of a design application   180 900 169 900 Request for expedited examination of a design application   180 900 169 900 Request for expedited examination of a design application   180 900 169 900 Request for expedited examination of a design application   180 900 169 900 Request for expedited examination of a design application   180 900 169 900 Request for expedited examination of a design application   180 900 169 900 Request for expedited examination of a design application   180 900 169 900 Request for expedited examination of a design application   180 900 169 900 Request for expedited examination of a design application   180 900 169 900 Request for expedited examination of a design application   180 900 169 900 Request for expedited examination of a design application   180 900 169 900 Request for expedited examination of a design application   180 900 169 900 Request for expedited examination   180 900 169 900 Request for examination   180 900 169 9	108 740 208 370 Reissue Filing fee	123 50 123 50 Petitions related to provisional
2. EXTRA CLAIM FEES   146   710   246   355   51ling a submission after final rejection (37 CFR § 1129(a))   149   710   249   355   For each additional invention to be examined   179   710   279   355   For each additional invention to be examined   179   710   279   355   For each additional invention to be examined   179   710   279   355   For each additional invention to be examined   179   710   279   355   For each additional invention to be examined   179   710   279   355   Request for Continued Examination (RCE)   169   900   169   900   Request for expedited examination of a design application   169   900   16		126 180 126 180 Submission of Information Disclosure Statement
2. EXTRA CLAIM FEES    Fee from   Extra Claims   below   Fee Paid   149   710   249   355   For each additional invention to be examined   179   710   279   355   For each additional invention to be examined   179   710   279   355   For each additional invention to be examined   179   710   279   355   Request for Continued Examination (RCE)   169   900   169   900   Request for expedited examination of a design application   Other fee (specify)   169   900   169   900   Request for expedited examination of a design application   Other fee (specify)   169   900   169   900   Request for expedited examination of a design application   169   900		581 40 5 81 40 Recording each patent assignment per property (times number of properties)
2. EXTRA CLAIM FEES    Fee from   Extra Claims   Fee from   Extra Claims   Fee from   Extra Claims   Fee Paid		146 710 246 355 Filing a submission after final rejection
Total Claims		149 710 249 355 For each additional invention to be
Independent		179 710 279 355 Request for Continued Examination
Large Entity	Independent	of a design application
Fee Fee Fee Fee Fee Fee Description Code (\$) 103 18 203 9 Claims in excess of 20 102 84 202 42 Independent claims in excess of 3 104 280 204 140 109 80 209 40 110 18 210 9	Multiple Dependent =	Other fee (specify)
SUBTOTAL (2) \$    **or number previously paid, if greater, For Reissues, see above	Fee Fee Fee Fee Fee Description Code (\$) 103 18 203 9 Claims in excess of 20 102 84 202 42 Independent claims in excess of 3 104 280 204 140 109 80 209 40 110 18 210 9 SUBTOTAL (2) \$	*Reduced by Basic Filing Fee Paid SUBTOTAL (3) \$

SUBMITTED BY:

Name (Print/Type)

Mark B Garred

Registration No (Attorney/Agent)

Signature

Complete (if applicable)

Registration No (Attorney/Agent)

Date

Date

Date

Registration No (Attorney/Agent)

ATTORNEY DOCKET: AMKOR-017A

# Certificate of Mailing under 37 CFR 1.8 or 37 CFR 1.10

I hereby certify that this correspondence is being deposited with the
United States Postal Service with sufficient postage as first class mail in an
envelope addressed to:

I hereby certify that this correspondence is being deposited with the X United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10, Express Mail No. <u>EV 015373454 US</u> addressed to: Assistant Commissioner for Patents

**Box Patent Application** Washington, D.C. 20231

on January 11, 2002 (Date)

/ Signature

Kristin Stenberg Typed or printed name of person signing Certificate

Note: Each paper must have its own certificate of mailing, or this certificate must identify each submitted paper.

- Utility Patent Application Transmittal; 1.
- Fee Transmittal (in duplicate); 2.
- 3. Specification (16 pages);
- 4. Drawings (4 pages); 5.
- Declaration (2 pages); Recordation Form Cover Sheet; 6.
- 7. Assignment;
- Check for \$40.00 (Assignment Fee); 8.
- Certified Copy of Priority Document;
- Check for \$740.00; and 10.
- Return Receipt Postcard 11.

Case No.: AMKOR-017A (SK-017A)

#### SEMICONDUCTOR PACKAGE WITH STACKED DIES

#### INVENTOR

Jong Sik Paek

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application claims priority to Korean Patent Application No. 2001-02163 entitled SEMICONDUCTOR PACKAGE filed January 15, 2001.

STATEMENT RE: FEDERALLY SPONSORED RESEARCH/DEVELOPMENT (Not Applicable)

#### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

[0001] The present invention relates generally to semiconductor packages, and more particularly to a semiconductor package which includes a stacked pair of semiconductor dies, one of which is electrically connected to the leads of the semiconductor package in a manner facilitating a reduction in the size of the semiconductor package.

## 2. Description of the Related Art

[0002] As is well known in the electrical arts, recent advances in semiconductor package technology have led to the development of packaging techniques which provide for the continuing miniaturization of the semiconductor package. These advancements have also led to the

AMKOR REF.: 2K1090

development of a wide variety of new and differing types of semiconductor packages. Consistently in high demand are those semiconductor packages which have a high capacity and are capable of performing various functions. those currently known semiconductor packages including only a single semiconductor die are limited in their ability to perform multi-functions. To address this limitation, there has been developed in the prior art various semiconductor packages in which semiconductor dies or the semiconductor packages themselves are stacked on each other. However, have structural limits these semiconductor packages attributable to the stacking of the dies or packages therein, and are often of a size which decreases or diminishes their utility in certain applications. present invention is specifically adapted to address this deficiency, as will be discussed in more detail below.

#### BRIEF SUMMARY OF THE INVENTION

In accordance with the present invention, there [0003] is provided a semiconductor package which comprises a Each of the leads defines opposed plurality of leads. first and second surfaces, and a third surface which is also disposed in opposed relation to the second surface. The first surface is oriented between the second and third surfaces. Also included in the semiconductor package are first and second semiconductor dies which each define opposed first and second surfaces. A plurality of bond pads are disposed on the first surface of the first semiconductor die, with bond pads also being disposed on the second surface of the second semiconductor die. first surface of the first semiconductor die is attached to the second surface of each of the leads, with the first surface of the second semiconductor die being attached to the second surface of the first semiconductor die.

In the semiconductor package, a plurality of conductive wires are used to electrically connect the bond pads of the first semiconductor die to respective ones of the first surfaces of the leads. Conductive wires are also used to electrically connect the bond pads of the second semiconductor die to respective ones of the second surfaces of the leads. An encapsulating portion is applied to the leads, the first and second semiconductor dies, and the conductive wires, with the third surface of each of the leads being exposed within the encapsulating portion. In the semiconductor package of the present [0005] invention, the first semiconductor die and the leads are oriented relative to each other such that each of the bond pads of the first semiconductor die is located between a respective pair of the leads. As such, the bond pads of the first semiconductor die do not contact the second surface of any one of the leads. The conductive wires electrically connecting the bond pads of the first semiconductor die to the leads are thus oriented inwardly relative to the peripheral edge of the first semiconductor die. This relative orientation facilitates a reduction in the size of the semiconductor package.

[0006] The present invention is best understood by reference to the following detailed description when read in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0007] These, as well as other features of the present invention, will become more apparent upon reference to the drawings wherein:

[0008] Figure 1 is a cross-sectional view of a semiconductor package constructed in accordance with the

present invention;

[0009] Figure 1A is a bottom plan view of the semiconductor package shown in Figure 1, excluding the encapsulating portion thereof;

[0010] Figure 1B is a top plan view of the semiconductor package shown in Figure 1, excluding the encapsulating portion thereof; and

[0011] Figures 2A through 2E are cross-sectional views illustrating a sequence of steps which may be employed for manufacturing the semiconductor package of the present invention.

[0012] Common reference numerals are used throughout the drawings and detailed description to indicate like elements.

## DETAILED DESCRIPTION OF THE INVENTION

Referring now to the drawings wherein the [0013] showings are for purposes of illustrating a preferred embodiment of the present invention only, and not for purposes of limiting the same, Figure 1 provides a crosssectional view of a semiconductor package 100 constructed invention. the present accordance with comprises a plurality 100 semiconductor package identically configured leads 130. Each of the leads 130 defines a generally planar first (lower) surface 131a and a generally planar second (upper) surface 131b which is disposed in opposed relation to the first surface 131a. Each lead 130 further defines a generally planar third (lower) surface 131c which is also disposed in opposed relation to the second surface 131b and is laterally offset outwardly relative to the first surface 131a. particularly, the thickness between the second and third surfaces 131b, 131c exceeds the thickness between the first and second surfaces 131a, 131b. The first surfaces 131a of

the leads 130 are each preferably formed by a conventional half etching technique using chemical solutions.

In addition to the leads 130, the semiconductor [0014] package 100 includes a die paddle 135 which is of a The preferred thickness of the predetermined thickness. die paddle 135 is preferably the same as the thickness between the second and third surfaces 131b, 131c of each of The leads 130 and die paddle 135 are the leads 130. oriented relative to each other such that the leads 130 are arranged about the periphery of the die paddle 135 in the manner best shown in Figure 1A. The die paddle 135 has a generally square configuration, with the leads 130 being segregated into four sets of four, and each set extending along a respective one of the four peripheral edge segments defined by the die paddle 135. As seen in Figures 1 and 1A, the innermost end of each lead 130 is disposed in spaced relation to the corresponding peripheral edge segment of the die paddle 135. Those of ordinary skill in the art will recognize that differing numbers of leads 130 included the be differing arrangements may semiconductor package 100, with the size, shape and arrangement of the leads 130 and die paddle 135 as shown in Figures 1, 1A and 1B being for exemplary purposes only.

invention further comprises a first semiconductor die 110 which defines a first surface 111a and a second surface 111b which is disposed in opposed relation to the first surface 111a. The first semiconductor die 110 further includes a plurality of bond pads 113 which are disposed on the first surface 111a thereof. In the semiconductor package 100, portions of the first surface 111a of the first semiconductor die 110 are bonded to the second surface 131b of each lead 130 and to the top surface of the die paddle 135 through the use of a layer of a die attach

material 160. The die attach material 160 may be any one of a non-conductive epoxy, a non-conductive polyimide, a non-conductive double-faced adhesive tape or its equivalent, with the present invention not being limited by any particular die attach material 160.

In addition to the first semiconductor die 110, [0016] the semiconductor package 100 includes a second semiconductor die 120. The second semiconductor die 120 defines a first surface 121a and a second surface 121b which is disposed in opposed relation to the first surface 121a. Disposed on the second surface 121b are a plurality The first surface 121a of the second of bond pads 123. semiconductor die 120 is bonded to the second surface 111b of the first semiconductor die 110 by another layer of the die attach material 160.

As seen in Figure 1A, the first semiconductor die [0017] 110 and leads 130 are arranged relative to each other such that the bond pads 113 of the first semiconductor die 110 are each oriented between a respective pair of the leads 130 when the first surface 111a of the first semiconductor die 110 is bonded to the second surfaces 131b of the leads 130. In this regard, it is important in the semiconductor package 100 that none of the bond pads 113 contact any of the second surfaces 131b of the leads 130 when the first surface 111a of the semiconductor die 110 is bonded to the second surfaces 131b of the leads 130. semiconductor package 100, each bond pad 113 of the first semiconductor die 120 is electrically connected to the first surface 131a of a respective one of the leads 130 by a first conductive connector 151 such as a conductive wire. Similarly, as seen in Figures 1 and 1B, each bond pad 123 of the second semiconductor die 120 is electrically connected to the second surface 131b of a respective one of the leads 130 by a second conductive connector 153 such as

a conductive wire. The conductive connectors 151, 153 may each be any one of a gold wire, an aluminum wire, or its equivalent, with the present invention not being limited by any particular material for the conductive connectors 151, 153.

[0018] As indicated above, the bond pads 113 of the first semiconductor die 110 are each located between a respective pair of leads 130. Thus, the electrical connection between the bond pads 113 and the first surfaces 131a of the leads 130 through the use of the conductive connectors 151 can be accomplished in a manner wherein the conductive connectors 151 are each located inwardly relative to the peripheral edge of the first semiconductor die 110. As seen in Figure 1, the peripheral edge of the first semiconductor die 110 extends to approximately that portion of the second surface 131b of each lead 130 which is disposed in opposed relation to the third surface 131c. [0019] In the semiconductor package 100, the first and second semiconductor dies 110, 120, the leads 130, and the conductive connectors 151, 153 are each encapsulated by an encapsulant in order to protect the same from the external environment. The hardening of the encapsulant defines an encapsulating portion 180 of the semiconductor package 100. The encapsulating portion 180 is formed such that the third surface 131c of each of the leads 130 and the bottom surface of the die paddle 135 are exposed within the encapsulating portion 180, and in particular the bottom surface defined thereby. Also exposed in the side surfaces of the encapsulating portion 180 is the outermost end of each of the leads 130. The exposed third surfaces 131c of the leads 130 may be electrically connected to an external device (e.g., a motherboard). Additionally, the exposed third surfaces 131c of the leads 130 and bottom surface of the die paddle 135 within the encapsulating portion 180 function as heat sinks which allow for the emission of heat generated by the first and second semiconductor dies 110, 120.

It is contemplated that the first and second [0020] semiconductor dies 110, 120 will have identical functions since the semiconductor dies 110, 120 are electrically However, it is also connected to common leads 130. contemplated that the first and second semiconductor dies 110, 120 may have different functions. In this case, the first semiconductor die 110 would be electrically connected to the first surfaces 131a of certain ones of the leads second semiconductor die 120 with the electrically connected to the second surfaces 131b of certain ones of the leads 130 which are not electrically connected to the first semiconductor die 110. As such, the first and second semiconductor dies 110, 120 would not be electrically connected to any common lead 130. The orientation of the conductive connectors 151 inwardly of the peripheral edges of the stacked semiconductor dies 110, 120 allows for a reduction in the size of the semiconductor package 100.

Referring now to Figures 2A through 2E, the [0021] manufacturing method for the semiconductor package 100 of the present invention preferably comprises the initial step of providing the leads 130 and die paddle 135 oriented relative to each other in the above-described manner. surface 111a of first Thereafter, the semiconductor die 110 is bonded to the second surface 131b of each of the leads 130 and to the top surface of the die paddle 135 through the use of the die attach material 160 in the above-described manner (Figure 2A). As explained above, the first semiconductor die 110 and the leads 130 are oriented relative to each other such that the bond pads 113 of the first semiconductor die 110 are not in direct contact with any of the second surfaces 131b of the leads 130, but rather are each oriented between a respective pair of the leads 130.

[0022] Subsequent to the attachment of the first semiconductor die 110 to the leads 130 and die paddle 135, the bond pads 113 of the first semiconductor die 110 are electrically connected to respective ones of the first surfaces 131a of the leads 130 through the use of the first conductive connectors 151 (Figure 2B). Thereafter, the first surface 121a of the second semiconductor die 120 is bonded to the second surface 111b of the first semiconductor die 110 by another layer of the die attach material 160 (Figure 2C).

Subsequent to the attachment of the second semiconductor die 120 to the first semiconductor die 110, the bond pads 123 of the second semiconductor die 120 are electrically connected to respective ones of the second surfaces 131b of the leads 130 through the use of the second conductive connectors 153 in the above-described manner (Figure 2D). Thereafter, the encapsulant is applied to the first and second semiconductor dies 110, 120, the leads 130 and the first and second conductive connectors 151, 153 to encapsulate the same and form the encapsulating portion As indicated above, the 180 (Figure 2E). encapsulating portion 180 protects the first and second semiconductor dies 110, 120, the leads 130, and the first and second conductive connectors 151, 153 from the external environment.

[0024] It is contemplated that the second semiconductor die 120 may be bonded to the first semiconductor die 110 via a layer of the die attach material 160, with the first semiconductor die 110 thereafter being bonded to the leads 130 in the above-described manner. It is further contemplated that the bonding order of the first and second

conductive connectors 151, 153 used to facilitate the electrical connection of the first and second semiconductor dies 110, 120, respectively, to the leads 130 can be changed or reversed from that described above if warranted by the circumstance.

[0025] This disclosure provides exemplary embodiments of the present invention. The scope of the present invention is not limited by these exemplary embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, such as variations in structure, dimension, type of material or manufacturing process may be implemented by one of skill in the art in view of this disclosure.

#### WHAT IS CLAIMED IS:

- A semiconductor package comprising:
   a plurality of leads, each of the leads defining:
  - a first surface;
  - a second surface disposed in opposed relation to the first surface; and
  - a third surface disposed in opposed relation to the second surface, the first surface being oriented between the second and third surfaces;
- a first semiconductor die defining opposed first and second surfaces and including a plurality of bond pads disposed on the first surface thereof, the first surface of the first semiconductor die being attached to the second surface of each of the leads;

a second semiconductor die defining opposed first and second surfaces and including a plurality of bond pads disposed on the second surface thereof, the first surface of the second semiconductor die being attached to the second surface of the first semiconductor die;

a plurality of conductive connectors electrically connecting the bond pads of the first and second semiconductor dies to respective ones of the leads; and

an encapsulating portion applied to and at least partially encapsulating the leads, the first and second semiconductor dies, and the conductive connectors.

- 2. The semiconductor package of Claim 1 wherein the conductive connectors comprise conductive wires.
  - 3. The semiconductor package of Claim 2 wherein: the conductive wires comprise first and second conductive wires;

the bond pads of the first semiconductor die are electrically connected to respective ones of the first

surfaces of the leads by respective ones of the first conductive wires; and

the bond pads of the second semiconductor die are electrically connected to respective ones of the second surfaces of the leads by respective ones of the second conductive wires.

4. The semiconductor package of Claim 1 further comprising:

a die paddle defining opposed top and bottom surfaces, the leads being disposed about the die paddle;

the first surface of the first semiconductor die further being attached to the top surface of the die paddle.

5. The semiconductor package of Claim 4 wherein:

the first surface of the first semiconductor die is attached to the second surface of each of the leads and to the top surface of the die paddle by a first bonding means; and

the first surface of the second semiconductor die is attached to the second surface of the first semiconductor die by a second bonding means.

6. The semiconductor package of Claim 4 wherein:

the die paddle is formed to have a die paddle thickness;

each of the leads is formed to have a lead thickness between the second and third surfaces thereof; and

the die paddle thickness is substantially equal to the lead thickness.

- 7. The semiconductor package of Claim 4 wherein the encapsulating portion is applied to the die paddle such that the bottom surface of the die paddle is exposed within the encapsulating portion.
  - 8. The semiconductor package of Claim 7 wherein the

encapsulating portion is applied to the leads such that the third surface of each of the leads is exposed within the encapsulating portion.

- 9. The semiconductor package of Claim 1 wherein the encapsulating portion is applied to the leads such that the third surface of each of the leads is exposed within the encapsulating portion.
- 10. The semiconductor package of Claim 1 wherein the first semiconductor die and the leads are oriented relative to each other such that each of the bond pads of the first semiconductor die is located between a respective pair of the leads so that the bond pads of the first semiconductor die do not contact the second surface of any one of the leads.
  - 11. The semiconductor package of Claim 10 wherein: the first semiconductor die defines a peripheral edge; and

the conductive connectors electrically connecting the bond pads of the first semiconductor die to the leads are oriented inwardly relative to the peripheral edge of the first semiconductor die.

- 12. A method of fabricating a semiconductor package, comprising the steps of:
  - a) providing a plurality of leads, each of the leads having a first surface, a second surface disposed in opposed relation to the first surface, and a third surface disposed in opposed relation to the second surface, the first surface being oriented between the second and third surfaces;
  - b) attaching a first surface of a first semiconductor die to the first surface of each of the leads;
  - c) attaching a first surface of a second semiconductor die to a second surface of the first semiconductor die;

- d) electrically connecting bond pads disposed on the first surface of the first semiconductor die and a second surface of the second semiconductor die to respective ones of the leads; and
- e) applying an encapsulant to the first and second semiconductor dies and the leads to form an encapsulating portion which at least partially encapsulates the first and second semiconductor dies and the leads.
- 13. The method of Claim 12 wherein step (d) comprises:
  - 1) electrically connecting the bond pads of the first semiconductor die to respective ones of the first surfaces of the leads by respective ones of first conductive wires; and
  - 2) electrically connecting the bond pads of the second semiconductor die to respective ones of the second surfaces of the leads by respective ones of second conductive wires.
  - 14. The method of Claim 12 wherein:

step (a) further comprises providing a die paddle defining opposed top and bottom surfaces, the leads being disposed about the die paddle; and

step (b) further comprises attaching the first surface of the first semiconductor die to the top surface of the die paddle.

15. The method of Claim 14 wherein:

step (b) comprises bonding the first surface of the first semiconductor die to the second surface of each of the leads and the top surface of the die paddle; and

step (c) comprises bonding the first surface of the second semiconductor die to the second surface of the first semiconductor die.

16. The method of Claim 14 wherein step (e) comprises

applying the encapsulant to the leads such that the third surface of each of the leads is exposed within the encapsulating portion.

- 17. The method of Claim 16 wherein step (e) comprises applying the encapsulant to the die paddle such that the bottom surface of the die paddle is exposed within the encapsulating portion.
- 18. The method of Claim 12 wherein step (e) comprises applying the encapsulant to the leads such that the third surface of each of the leads is exposed within the encapsulating portion.

# SEMICONDUCTOR PACKAGE WITH STACKED DIES ABSTRACT OF THE DISCLOSURE

A semiconductor package comprising a plurality of [0026] leads. Each of the leads defines opposed first and second surfaces, and a third surface which is also disposed in opposed relation to the second surface. The first surface is oriented between the second and third surfaces. semiconductor package further comprises first and second semiconductor dies which each define opposed first and Disposed on the first surface of the second surfaces. first semiconductor die are a plurality of bond pads, with bond pads also being disposed on the second surface of the The first surface of the first semiconductor die. semiconductor die is attached to the second surface of each of the leads, with the first surface of the second semiconductor die being attached to the second surface of the first semiconductor die. A plurality of conductive connectors or wires electrically connect the bond pads of the first and second semiconductor dies to respective ones of the leads. An encapsulating portion is applied to and at least partially encapsulates the leads, the first and second semiconductor dies, and the conductive connectors.

T:\Client Documents\AMKOR\017a\patapp.wpd MBG/kas/122801 Draft 1




FIG. 1




FIG. IA








FIG. IB












FIG. 2E

osse type a piue algn (+) ineld	le this box • 🗘		<b>A</b>		TO/SB/01 (12-97)
	rk Reduction Act of 199	16, no porsons are required	Ontoni and Thadam	eved for use through 09/3 ark Office, U.S. DEPART ection of information unise	
		Altorney Docket N	Umbar	AMKOR-017A	
DECLARATIO		Y First Named Inven	ter	John Sik Pack	
	ESIGN PPLICATION		COMPLE	TE IF KNOWN	·***
	R 1.63)	Application Numb	<b>1</b>	Unknown	
Dackeration	Declaration	Filing Date		Herelvith	·
Submitted OR	Submitted after Initial Filling (surpharge	Group Att Unit		Unknown	
Filing	(37 CPR 1 16(e) requi	Examinar Name		Unknown	
residence, post office additional colloyor to make original, that it will not be subject maker with the subject maker with the subject maker with the subject maker with the subject maker to the subj	t and sole inventor (if of high is claimed and for high is claimed and for its WITH STACKED Displayed and uniterstand the color of the	nly one name is itsied belor which a patent is sought or which a patent is sought or ES  (Title of invanil:  and was emended on the contents of the above is the contents of the above is the invanil:  Is material to petentability:  C. 119(a)-(d) or 355(b) of all did less to no country of the original or a term or present or fewer.	or an original first the invention entitle the invention entitle thin)  os United States A (MM/DDAYYY) anumed specification, as defined in 37 CFR	spilication Number or PC Including the cisims as a I 1.56,	Tinternational (if applicable). amended by any scortificate of 365
rior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not RemielD 10/1	Cortified Co YES	py Attached NO
001-02163	Korea	01/18/2001	مصمم	оова	0000
olleolique nglero! lercilibbA					
noroby stalm the benefit unde	er 35 U.S.C. 119(e) or	ary United States provision	el application(s) fisto	d balow.	
Application Number(s	i) Fidi	ng Date (MM/DD/YYY)	on a suppli	nel provisional application amental priority data ahed d hareto.	
		(Page 1 of 2			

T SEND TO. Assistant Commissions for Potents, Washington D.C. 2023

7/8.9 P.3.7

					PT	'O/\$8/01 (12-67)
Lype a clus sign (**) India Under the Paperwo OMB control number	k Redusileh Act of 1998	n ons encened on , 2	Patent and Tra	demark Office.	U.S. DEPARTI	0/2000. OMB 0851 MENT OF COMME a it displays a Valid
	DECLARATIO	N — Utility o	or Design Pater	t Applicat	lon	
t hereby claim the behelit un of Americe, ilated below end application in the member of defined in 37 CAR 1 88 white application.	idor 36 U.S.C. 120 nf eny U I Inaolar sa the et bject mall ovided by the first pamerraph ovided by the first pamerraph ovided by the second evallable between	niled States application or of osch of the claim n of 35 U.S.C. 112, Le n the filing date of the	n(a), or 305(a) of any PCT is of this application to not aknowledge the duty to dia prior application and the n	inicimational applications of the profile of the pr	estian designating lor United States witch is material imational filing da	the United Sister or PCT International to patentability as tio of this
US Pareh	t Application or PCT Par Number	ent	Petent Filing I (MM/DOMY			alent Number plicable)
	T informational application					
	nereby appoint the follow	₩.				
the Patent and Tredom:	ork Office connected the	rewith: LAN Cus	icmer Number <u>00766</u> OR	3		o Customer No. ode Label Hara
		Reg	Islamed practitioner(s) r	isma/regishelio	oofsli todenum n	balow
Name	Registra	tion Number	Name		Replatra	tion Number
98 A 1981 I A 6 1			dalaan d Dadaliiladan tat		OTO/SSMO A	tech and backers
	practitioner(s) harmed or		Jistareo Practitioner Ins	ormotion sheet	PIUSBUZUa:	sacneto mereto.
Direct all corresponder	se to Customer N	utribor	O!	₹ ∐ Coπosp	andoneo Addre	∷s Below
***	or Bard Code	e Label <u>007683</u>	-			
Name						
Addrass		<del>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</del>			<del> </del>	
Address						
City			Stale		ZIP	
Country		Tolophan a			Fex	
hallowed in he tries she	I statoments made hard I füther that these state iprisonment, or both, un nt leaved thereon.	menta were mede t	vith the knowledge that	willfut felse slat	tements and the	n ilka so made are
Name of Sole or First	invantor:		☐ A petition has been	filed for this un	signed inventor	
Given No	mo (first ond middle (if a	ny))		Family Name	or Surnamo	
Jong Sik			Pack	***************************************		
inveniors Signalute	7	Tuck	<u> </u>		Cale	01/08/200
Residence: City	Kwangju-shi	Steto	Country	Rep of Korea	Citizonship	Rep of Korsa
Post Office Address	101-203 Deeju Apt.	Unetr-dong, Puk-g	u, Kwangju-ahi Rap. o	Kores		
Post Office Addréss						
Clhu	Generalisabl	State	ZIP		Country	Ren. of Koree

(29ge 2 of 2)

aupplamental Additional Inventor(s) shoot(s) PTO/SB02A attached herato.

7/4.9 975.00

्र अर्थ no beman gried era erodnevni lancificha